GeekRadar / The comparison desk

COMPARE.

CPU

Unspecified

Xeon ULV 1.66 GHz, 2M Cache, 667 MHz FSB

Processor

CPU cores: 2^*
CPU threads: 2^*
Thermal design power: 15 W^*

No matched benchmark results are available for this entry yet.

Processing & platform

CPU cores: 2^*
CPU threads: 2^*
Base clock: 1.66 GHz^*
Process node: 65 nm^*

Cache hierarchy

L2^*
Size
2 MB^*
Level
L2^*
Scope
L2 Cache^*

Power specifications

Thermal design power: 15 W^*

System configuration

Detailed specifications

Specifications 1 · 13 fields

cache size: 2,048^*
tdp: 15^*
cores: 2^*
vertical segment: Server^*
status: Discontinued^*
max temp: 100^*
package size: 35mm x 35mm^*
threads: 2^*
name: Intel Xeon ULV 1.66 GHz, 2M Cache, 667 MHz FSB^*
launch date: 2006-02-01^*
lithography: 65^*
bus speed: 667^*
base frequency: 1,660^*

Specifications 2 · 29 fields

Marketing Status

Discontinued^*

Launch Date

Q1'06^*

Embedded Options Available

Yes^*

Servicing Status

End of Servicing Lifetime^*

TCASE

100^* °C

Package Size

35mm x 35mm^*

Processing Die Size

90 mm2^*

# of Processing Die Transistors

151 million^*

Product Collection

Legacy Intel® Xeon® Processors^*

Intel® Turbo Boost Technology ‡

No^*

Intel® Hyper-Threading Technology ‡

No^*

Intel® 64 ‡

No^*

Instruction Set

32-bit^*

Idle States

Yes^*

Enhanced Intel SpeedStep® Technology

Yes^*

Intel® Demand Based Switching

No^*

Vertical Segment

Server^*

Intel® Virtualization Technology (VT-x) ‡

Yes^*

Intel® VT-x with Extended Page Tables (EPT) ‡

Yes^*

Intel® Trusted Execution Technology ‡

No^*

Execute Disable Bit ‡

Yes^*

Lithography

65^* nm

# of Cores

2^*

Processor Base Frequency

1.66^* GHz

Cache

2.0^* MB

Scope and conditions

source_native_row_context

Cache description: L2 Cache^*
Original declaration: 2 MB L2 Cache^*

Bus Speed

667^* MHz

FSB Parity

Yes^*

TDP

15^* W

VID Voltage Range

1.0V-1.2125V^*

Specifications 3 · 7 fields

product: Xeon ULV 1.66 GHz, 2M Cache, 667 MHz FSB^*
status: Discontinued^*
releaseDate: 2,006^*
cores: 2^*
baseClock: 1.66^*
cache: 2^*
cacheInfo: L2 Cache^*

* Provisional data