GeekRadar / The comparison desk

COMPARE.

CPU

Transmeta

Transmeta TM5500-667 MHz

Processor

CPU cores: 1^*
Thermal design power: 5 W^*

No matched benchmark results are available for this entry yet.

Processing & platform

CPU cores: 1^*
Process node: 130 nm^*

Power specifications

Thermal design power: 5 W^*

System configuration

Detailed specifications

Specifications · 29 fields

Bus clock declaration

100^* – 133^* MHz

Scope and conditions

Package: CBGA-474^*

Architecture declaration

32^*

Scope and conditions

Package: CBGA-474^*

Component type

CPU^*

Scope and conditions

Package: CBGA-474^*

Core design

TM5500^*

Scope and conditions

Package: CBGA-474^*

Declared processor cores

1^*

Scope and conditions

Package: CBGA-474^*

Core designer

Transmeta^*

Scope and conditions

Package: CBGA-474^*

External data bus declaration

64^*

Scope and conditions

Package: CBGA-474^*

Family

Crusoe^*

Scope and conditions

Package: CBGA-474^*

Floating-point unit declaration

Integrated^*

Scope and conditions

FPU implementation: Integrated or external scope unspecified^*
Package: CBGA-474^*

Maximum or typical clock declaration

667^* MHz

Scope and conditions

Clock type: Maximum or typical; base or boost role unspecified^*
Package: CBGA-474^*

Minimum clock declaration

300^* MHz

Scope and conditions

Package: CBGA-474^*

L1 data cache declaration

64^* KiB

Scope and conditions

Package: CBGA-474^*

L1 data cache organization

16-way set associative^*

Scope and conditions

Package: CBGA-474^*

L1 instruction cache declaration

64^* KiB

Scope and conditions

Package: CBGA-474^*

L1 instruction cache organization

8-way set associative^*

Scope and conditions

Package: CBGA-474^*

Unified L1 cache declaration

No^*

Scope and conditions

Package: CBGA-474^*

L2 cache declaration

512^* KiB

Scope and conditions

Package: CBGA-474^*

L2 cache organization

write-back^*

Scope and conditions

Package: CBGA-474^*

Manufacturer

Transmeta^*

Scope and conditions

Package: CBGA-474^*

On-chip peripherals

PCI controller and Southbridge interface^*
Serial ROM interface^*
SDR SDRAM controller^*
DDR SDRAM controller^*

Scope and conditions

Package: CBGA-474^*

Package

CBGA-474^*

Part number

TM5500-667 MHz^*

Scope and conditions

Package: CBGA-474^*

Minimum power declaration

0.15^* W

Scope and conditions

Condition: (Deep sleep)^*
Package: CBGA-474^*

Thermal design power declaration

5^* W

Scope and conditions

Package: CBGA-474^*

Fabrication node declaration

0.13^* µm

Scope and conditions

Package: CBGA-474^*

Fabrication technology

CMOS^*

Scope and conditions

Package: CBGA-474^*

RAM type

DDR/SDR^*

Scope and conditions

Package: CBGA-474^*

Core supply voltage range

0.9^* – 1.3^* V

Scope and conditions

Package: CBGA-474^*

I/O supply voltage

2.5/3.3V^*

Scope and conditions

Package: CBGA-474^*

* Provisional data