GeekRadar / The comparison desk

COMPARE.

CPU

Transmeta

Transmeta 5800U080021

Processor

CPU cores: 1^*
Thermal design power: 5.50 W^*

No matched benchmark results are available for this entry yet.

Processing & platform

CPU cores: 1^*
Process node: 130 nm^*

Power specifications

Thermal design power: 5.50 W^*

System configuration

Detailed specifications

Specifications · 34 fields

Bus clock declaration

133^* MHz

Scope and conditions

Package: CBGA-474^*

Architecture declaration

32^*

Scope and conditions

Package: CBGA-474^*

Component type

CPU^*

Scope and conditions

Package: CBGA-474^*

Technical notes

To run x86 code the microprocessor requires Transmeta's x86 Code Morphing software, Values for bus frequency and clock multiplier are provided for normal operation. If LongRun is enabled the bus frequency and clock multiplier may be adjusted to match processor speed.^*

Scope and conditions

Package: CBGA-474^*

Core design

TM5800^*

Scope and conditions

Package: CBGA-474^*

Declared processor cores

1^*

Scope and conditions

Package: CBGA-474^*

Core designer

Transmeta^*

Scope and conditions

Package: CBGA-474^*

External data bus declaration

64^*

Scope and conditions

Package: CBGA-474^*

Die size declaration

55^* mm²

Scope and conditions

Physical region: Whole-chip or component scope unspecified^*
Package: CBGA-474^*

Family

Crusoe^*

Scope and conditions

Package: CBGA-474^*

Floating-point unit declaration

Integrated^*

Scope and conditions

FPU implementation: Integrated or external scope unspecified^*
Package: CBGA-474^*

Maximum or typical clock declaration

800^* MHz

Scope and conditions

Clock type: Maximum or typical; base or boost role unspecified^*
Package: CBGA-474^*

L1 data cache declaration

64^* KiB

Scope and conditions

Package: CBGA-474^*

L1 data cache organization

16-way set associative^*

Scope and conditions

Package: CBGA-474^*

L1 instruction cache declaration

64^* KiB

Scope and conditions

Package: CBGA-474^*

L1 instruction cache organization

8-way set associative^*

Scope and conditions

Package: CBGA-474^*

Unified L1 cache declaration

No^*

Scope and conditions

Package: CBGA-474^*

L2 cache declaration

512^* KiB

Scope and conditions

Package: CBGA-474^*

L2 cache organization

write-back^*

Scope and conditions

Package: CBGA-474^*

Power-saving features

LongRun power management^*
Auto Halt^*
Quick Start^*
Deep Sleep^*

Scope and conditions

Package: CBGA-474^*

Manufacturer

Transmeta^*

Scope and conditions

Package: CBGA-474^*

On-chip peripherals

PCI 2.1 compliant PCI bus controller^*
64-bit SDR RAM memory controller^*
64-bit DDR RAM memory controller^*

Scope and conditions

Package: CBGA-474^*

Package

CBGA-474^*

Package dimensions

32.5 x 25 mm^2^*

Scope and conditions

Package: CBGA-474^*

Part number

5800U080021^*

Scope and conditions

Package: CBGA-474^*

Maximum power declaration

11.2^* W

Scope and conditions

Package: CBGA-474^*

Thermal design power declaration

5.5^* W

Scope and conditions

Package: CBGA-474^*

Fabrication node declaration

0.13^* µm

Scope and conditions

Package: CBGA-474^*

Fabrication technology

CMOS^*

Scope and conditions

Package: CBGA-474^*

RAM type

DDR/SDR^*

Scope and conditions

Package: CBGA-474^*

Release date declaration

25-Jun-01^*

Scope and conditions

Package: CBGA-474^*

Temperature range declaration

0^* – 100^* °C

Scope and conditions

Temperature reference: Unspecified^*
Package: CBGA-474^*

Transistor count declaration

36,800,000^*

Scope and conditions

Package: CBGA-474^*

Typical core supply voltage

1.2^* V

Scope and conditions

Package: CBGA-474^*

* Provisional data