GeekRadar / The comparison desk
COMPARE.
SoCMostek MK38P70/02 (97400A)
System on a chip
- CPU cores
- 1*
No matched benchmark results are available for this entry yet.
Processing & platform
- CPU cores
- 1*
System configuration
Detailed specifications
Specifications ยท 20 fields
- Bus clock declaration
- 4* MHz
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Architecture declaration
- 8*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Component type
- MCU*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Clock multiplier
- 1*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Declared processor cores
- 1*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Family
- 3870*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Maximum or typical clock declaration
- 4* MHz
Scope and conditions
- Clock type
- Maximum or typical; base or boost role unspecified*
- Package
- Side-brazed piggyback CDIP-40*
- L1 data cache declaration
- No*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- L1 instruction cache declaration
- No*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Unified L1 cache declaration
- No*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- L2 cache declaration
- No*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- L3 cache declaration
- No*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Manufacturer
- Mostek*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Package
- Side-brazed piggyback CDIP-40*
- Part number
- MK38P70/02 (97400A)*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- On-chip RAM declaration
- 64* B
Scope and conditions
- Condition
- data + 64B program*
- Package
- Side-brazed piggyback CDIP-40*
- On-chip ROM declaration
- No*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Socket or package footprint
- DIP-40*
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- Typical core supply voltage
- 5* V
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
- I/O supply voltage
- 5* V
Scope and conditions
- Package
- Side-brazed piggyback CDIP-40*
0 selected Compare 0
* Provisional data